I. INTRODUCTION
Recently, multilevel voltage source converters become an important technology in high power applications. Several multilevel converter topologies [ 1-41 and modulation techniques have been developed and applied in high power systems. With devices or converter modules in series and with balanced voltage sharing among them, the lower voltage-rated switches can be possibly used in high voltage multilevel converter. With the requirement of the quality and efficiency in a high power system and the limitation of high power device switching speed, low switching frequency and small total harmonic distortion (THD) are desirable. By applying appropriate modulation schemes, these two goals can be achieved simultaneously. Challenge of the modulation techniques, therefore, plays a very important role in multilevel converter circuits.
The harmonic optimization techniques in [3] and [6] initiate the concept of achieving harmonic reduction with selected harmonic elimination. These techniques require more than one switching per cycle to obtain a wide modulation index. In this paper, the proposed modulation 
OPTIMIZED HARMONIC STEPPED-WAVEFORM TECHNIQUE
A. Conventional Stepped-Waveforms n is an odd harmonic order.
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Consider (1). To minimize harmonic distortion and to achieve adjustable amplitude of the fundamental component, up to m-1 harmonic components can be removed from the voltage waveform. In general, the most significant low frequency harmonic components will be chosen to eliminate. Then, high frequency harmonic components can be readily 0-7803-6401 -5/00/$10.00 0 2000 IEEE removed by using additional filter circuits. According to (I), to keep the number of eliminated harmonics as constant, all switching angles must be less than d 2 . However, if the switching angles do not satisfy the condition, this scheme is no longer exist. As a result, this modulation scheme basically provides a narrow range of modulation index, which is the main disadvantage. For example, in a seven-level equally stepped-waveform, its modulation index is only available from 0.5 to 1.05. At modulation index lower than 0.5, if this scheme is still applied, the possibly eliminated harmonic components will reduce from 2 to 1. The total voltage applied instead. When the switching angles a1 to a3 in Fig.  2 (b) are not convergent at low modulation index level, an output waveform shown in Fig. 2 (c) will replace. In general, a stepped-waveform, which comprises m switching angles, can be divided into m modulation index levels. By using this technique, low switching frequency and optimized harmonic in output waveforms with wide modulation index, can be achieved.
OPTIMUM HARMONIC REDUCTION WITH
By using Fourier Series, the odd harmonics of the waveforms shown in Fig. 2 (a) to 2(c) are expressed as (2) to AVO (4), respectively.
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B. New Stepped-Waveforms 2
As discuss above, the traditional stepped-waveform provides a narrow modulation index range. This paper, therefore, proposes a new modulation technique, which can generate output voltage waveforms with a wide range of modulation indexes. With appropriated switching angles, this proposed modulation scheme also minimizes THD of the synthesized waveforms. To minimize the THD of line voltage, the lowest significant m-1 non-triplen harmonic components need to be eliminated from the synthesized phase voltage. Take a three-phase seven-level stepped-waveform as an example. In this case, m equals 3 . To minimize line-toline voltage harmonic distortion and to achieve adjustable amplitude of the fundamental component, up to two surplus harmonics can be removed. Thus, the 5" and 7" harmonics, the two lowest non-triplen harmonics, are chosen to be eliminated from the phase voltages.
The new stepped-waveform concept, which provides a wide range of modulation indexes and remains the number of eliminated harmonic components, is proposed in this section. Fig. 2 illustrates the positive half cycle of seven-level stepped-waveforms with different modulation index levels. In this case, the range of modulation indexes can be divided into three levels such as high, middle, and low level. An output waveform with high modulation index level is shown in Fig.   2(a) . Whenever a3 is greater than d 2 , this waveform is no longer exist. Therefore, an output waveform shown in Fig.  2(b) , which gives middle modulation index level, will be Because of symmetric characteristic, no even harmonic components exist in these three waveforms. By inspecting (2) to (4) and Fig. 2 , at an edge corresponding to a switching angle, the rising edge provides positive polarity for the corresponding cosine term, whereas the falling edge gives the cosine term a negative polarity.
By observation, the generalized amplitude of harmonic components in 2m+l level output waveform for all modulation indexes is simply given as n is an odd harmonic order. m is the number of switching angles.
and a, to a,,, are the switching angles and must satisfy the following condition: n a, < a 2 < . . . < a , <-. n n By using systematic analysis, only the polarities and the number of levels are required to determine the switching angles for different modulation index levels in any multilevel topologies in which multilevel synchronous modulation is applied.
Iv. SIMULATION RESULTS AND EXPERIMENTAL RESULTS
In this paper, a seven-level cascaded inverter system, which is shown in Fig. 3 , is studied. Basically, the modulation index for cascade multilevel waveform, M, is defined as follows:
where h, is the amplitude of the fundamental component.
m is the number of the switching angles. and Vdc is the voltage of each dc source.
By using the Newton-Raphson method with (6) and (7), the switching angles for a given modulation index can be easily solved [6, 9] . A seven-level waveform is used as an example. To minimize total line voltage harmonic distortion, To obtain the solution for these nonlinear equations, the Newton-Raphson method is applied. Likewise, the switching angles for other modulation indexes can be solved and are partially tabulated in Table 1 . In this paper, total line voltage harmonic distortion is defined in ( 11).
SYb, 1'
THD(%)= Vn=2
hl where h,, is the amplitude of the n* harmonic voltage.
h, is the amplitude of the fundamental voltage. Fig. 4 shows the relationship between the entire modulation indexes and the calculated line voltage THD. From Fig.4 , we can observe that the line voltage THD is inversely proportional to the modulation index. It is possible to reduce voltage THD at low modulation index; however, the proposed technique needs to be extended with more than one switching per cycle.
To verify the simulation reaults, a seven-level voltage source converter using cascaded-inverters with separated DC sources as shown in Fig. 3 , is used as a hardware prototype. In a power stage, four IGBT, HCiT30M60B model, are used as the main switches, which are connected in full-bridge configuration. Each power stage is supplied by a variable dc source. In the control circuit, an eight-bit microcontroller is employed to generate necessary gate drive signals. ;I3 '7- -250V:;,,,., expected, especially at low moddation indexes. It should be noted that the level of steps is actually reduced when modulation is less than 0.5. This results agrees the finding in initial analysis in which the convergence fails at M = 0.5: At M = 0.4, the 7 level becomes 5 levels, and at M = 0.1, it becomes 3 levels.
Due to limited computational capability and control resolution, the experimental output quality is not as good as output stepped-waveforms with wide modulation indexes, as well as minimum total harmonic distortion. For all modulation index levels, the switching devices of the main power stage switch only one time per cycle, which is suitable with the use of high power semiconductor devices. The simulation and experimental results validate the theoretical analysis with reasonable agreement. A three-phase seven-level cascaded inverter prototype is used as an example. The principle developed in this paper can be easily applied to other multilevel converter topologies and for any number of levels. For THD concern, the proposed technique can be further extended to have more than one switching per line cycle to lower THD at low modulation indexes.
